Abstract-In this letter, we demonstrate the first BN/ graphene/BN field-effect transistor for RF applications. This device structure can preserve the high mobility and the high carrier velocity of graphene, even when it is sandwiched between a substrate and a gate dielectric, and is hence very promising to enable the next generation of high-frequency graphene RF electronics.
I. INTRODUCTION
G RAPHENE is a one-atom-thick layer of carbon atoms arranged in a honeycomb lattice through sp 2 bonding [1] , which is believed to have great potential for applications in radio-frequency (RF) electronics [2] - [7] . The advantages of graphene for RF applications derive in part from its high electron and hole mobility, which can exceed 100 000 cm 2 /V · s at T = 240 K [3] . Recently, high-frequency graphene fieldeffect transistors (GFETs) have been demonstrated by several groups [6] , [7] . However, despite the excellent RF performance achieved, these devices have carrier mobility values below 2000 cm 2 /V · s, which are mainly limited by the interaction of graphene with the substrate and the gate dielectric.
Most of today's RF GFETs are fabricated on either a SiO 2 [7] or SiC [6] substrate. Graphene was first isolated on SiO 2 due to the ability to identify single-layer graphene using optical microscopes, whereas the growth of graphene on SiC provides a natural substrate for these devices. However, neither SiO 2 nor SiC are ideal substrates for graphene. One problem with thermally grown SiO 2 (a few hundred nanometers thick) is that it often leads to high surface roughness, as shown in Fig. 1(a) . In addition, the oxide typically has a large density of charge traps and defects. Graphene on SiC, on the other hand, suffers from a terraced rough substrate surface that can limit device performance by scattering charge carriers flowing in the active graphene layer [8] . Hence, in order to take full advantage of the ultra-high mobility promised by graphene, we need to either remove the substrate [3] ever measured at room temperature in any semiconductor, the fragile suspended graphene membrane leads to many fabrication challenges and reliability issues. An alternative approach is to use a better substrate, such as hexagonal boron nitride (hBN) [9] - [11] , which has the same atomic structure as graphene and shares many of its properties. The 2-D planar structure of hBN also gives this material an ultraflat surface [see Fig. 1 (a)] that is free of dangling bonds and charge traps. Hence, it provides an ideal environment for graphene to sit on. Recent work has shown carrier mobility as high as 40 000 cm 2 /V · s in bilayer graphene (BLG) on hBN at room temperature [9] .
In this letter, we demonstrate the first BN/graphene/BN RF field-effect transistor (FET), which has hBN as both the substrate and the gate dielectric with BLG as the channel material. This novel structure can preserve the high carrier mobility in the BLG channel and, hence, has a great potential for highfrequency transistor applications.
II. BN/GRAPHENE/BN FETs
The fabrication process of the BN/graphene/BN devices studied in this letter is summarized in Fig. 2 
(a)-(d).
A hexagonal boron nitride flake is first exfoliated on a SiO 2 /Si substrate. A separate SiO 2 /Si sample is then coated with polyvinyl acetates and polymethyl methacrylate (PMMA), and BLG flakes from natural graphite are exfoliated on top of the PMMA and transferred using the technique described in [10] . A flip chip bonder is used in the transfer process to allow for accurate alignment between hBN and BLG flakes. The alignment accuracy is within 1-2 μm. Fig. 2(e) shows an optical micrograph of a BLG flake transferred on top of an hBN substrate. Then, the source and drain contacts are defined by electron beam (e-beam) lithography and formed by depositing a 0.7-nm Cr/ 50-nm Au metal stack using thermal evaporation. The contact resistance is typically 200 Ω · μm. After that, a second layer 0741-3106/$26.00 © 2011 IEEE of hBN is exfoliated, aligned, and transferred on top of the BLG channel. This second hBN flake becomes the top-gate dielectric of the GFET. Fig. 2(f) shows the device after the source and drain contacts are made and the top hBN layer has been transferred. Finally, the top gate of the device is defined by e-beam lithography and formed by a 10-nm Ti/40-nm Au multilayer using e-beam evaporation. Fig. 2(f) and (g) show the finished device, which has gate length L G = 450 nm and source-drain distance L DS = 850 nm. The width of the device active region is 3 μm. The top-gate dielectric has a thickness of 8.6 nm, as measured by atomic force microscopy (AFM), which gives a top-gate capacitance of 0.39 μF/cm 2 . The conductive Si substrate forms the bottom gate of the device with a dielectric consisting of 285-nm SiO 2 plus the hBN substrate layer. The top-and bottom-gate capacitance ratio is C TG /C BG ≈ 30. Fig. 3(a) shows the transfer characteristics (I DS versus V GS ) of the fabricated transistor. At V DS = 1 V, the device achieves a high current density close to 1.2 A/mm. The minimum conduction point of the transistor is very close to 0 V. This indicates negligible doping effects from both the hBN substrate and the hBN top-gate dielectric. Typically, BLG on the hBN substrate produced in our laboratory shows Hall mobility in excess of 15 000 cm 2 /V · s. In addition, there is very little mobility degradation after the second hBN layer (i.e., the top-gate dielectric) is transferred on top. Maximum transconductance g m is close to 250 mS/mm. The extrinsic DC transconductance is mainly limited by the access resistances and gate capacitance, not the mobility. Fig. 4(a) shows the RF performance of the device. With L G = 450 nm and at V DS = 1 V, the device has current-gain cutoff frequencies f T = 5 GHz and f T = 22 GHz before and after deembedding the coplanar waveguide pad capacitance values, respectively. The deembedding procedure follows the wellestablished standard open-short method [6] , [7] , [13] . In these measurements, the back gate, i.e., the substrate, was grounded.
III. RESULTS AND DISCUSSIONS
The substrate bias has a significant effect on the RF performance of the device. With the substrate grounded, the ungated access regions on both the source and the drain side of the device have their Fermi energy levels located near the Dirac point (the minimum conduction point). This leads to relatively large source and drain access resistances R S and R D . The resistances of these ungated regions can be reduced through electrostatically doping them by biasing the substrate. This reduction in resistance significantly increases the frequency performance of the device [14] . For example, Fig. 4(b) shows that, when the substrate is biased at −30 V, the current gain cutoff frequency increases to 6 and 33 GHz before and after deembedding, respectively.
The DC and RF performance of this device was also compared with a control device fabricated on a SiO 2 substrate and with a 16-nm Al 2 O 3 gate dielectric. This control device also uses a BLG flake exfoliated from natural graphite as the channel material. The Al 2 O 3 gate dielectric is formed by naturally oxidizing 3 nm of e-beam-evaporated Al followed by atomic layer deposition of 13-nm Al 2 O 3 . The thickness of the Al 2 O 3 gate dielectric was chosen to render the same top-gate capacitance as in the BN/graphene/BN FET. The Hall mobility of our BLG on SiO 2 is typically between 1500 and 2000 cm 2 /V · s [15] . This low mobility is mainly due to the scattering introduced by the SiO 2 substrate. The mobility degrades by ∼30% after oxide deposition due to the additional impurities introduced to the system.
For similar device dimension and gate capacitance values, the BN/graphene/BN FET shows peak transconductance g m of 250 mS/mm, which is about 70% higher than that in the control sample (g m of only 140 mS/mm; see Fig. 3 ). To further analyze and compare the two devices, the virtual source model proposed in [12] is used to fit their DC characteristics (see Fig. 3 ). The model extracts field-effect mobility values of 6500 and 1200 cm 2 /V · s in the BN/graphene/BN FET and the control device, respectively. This carrier mobility, while much higher than the control device but relatively low compared with other reported mobility values of BLG on hBN, is possibly due to bubbles and ripples created during the transfer process and the measurements being taken at high drain biases (V DS = 1 V) and high current density. The carrier injection velocities are estimated to be about 3.5 × 10 7 cm/s in the BN/graphene/BN FET and 2.5 × 10 7 cm/s in the control device. This gives an indication of the significant advantage that an hBN substrate and dielectric can have over SiO 2 and Al 2 O 3 in terms of preserving the high carrier mobility and carrier velocity in graphene. Fig. 5 compares the peak f T of these two devices of equal gate length and gate capacitance values. For V DS = 1 V, the BN/graphene/BN FET has its highest f T = 33 GHz at V BG = −30 V and V TG = 0 V, whereas the control sample has its highest f T = 18 GHz at V BG = −10 V and V TG = 1 V, demonstrating a significant improvement in peak f T due to the change of the substrate and the gate dielectric material.
IV. CONCLUSION
In this letter, we have fabricated the first BN/graphene/BN RF FET and characterized its DC and RF performance. This new device was also compared with a control GFET with a SiO 2 substrate and an Al 2 O 3 gate dielectric. The BN/graphene/BN structure allows much higher mobility and carrier velocity than in the case of SiO 2 substrates and Al 2 O 3 gate dielectrics. With the same device dimensions, the BN/graphene/BN device shows a significant improvement in f T compared with the control device, demonstrating its great potential for applications in high-frequency electronic circuits. In addition, recent developments in the synthesis of both graphene [16] and hBN [17] by the chemical vapor deposition method may allow the technology proposed in this letter to be implemented at wafer scale in the near future.
